Reply to post:

Hate Verilog? Detest VHDL? You're not the only one. Xilinx rolls out easier-to-use free FPGA programming tools after developer outcry

Jim Mitchell

Yes, this would seem to trade off requiring less skilled people to design FPGA content, but getting less good results. Of course, "less good" sure beats "none" on the results front.

In general, C/C++ is a sequential idiom, hardware chips can be highly parallel.

POST COMMENT House rules

Not a member of The Register? Create a new account here.

  • Enter your comment

  • Add an icon

Anonymous cowards cannot choose their icon

SUBSCRIBE TO OUR WEEKLY TECH NEWSLETTER

Biting the hand that feeds IT © 1998–2019