Sign in / up

Reply to post: Verilog isnt really a chip design language

Interest in Kubernetes, chip design coding, Go soars among tech job seekers and employers

Tom 7

Verilog isnt really a chip design language

its good for that but you can do so much more with it - its just so tempting to compile it all into a chip!

POST COMMENT House rules

Not a member of The Register? Create a new account here.

Forgotten password ?

  • Enter your comment

  • Add an icon

Anonymous cowards cannot choose their icon