All high performance CPUs have some kind of execution pipeline where the end result is at least one instruction completing per clock tick. Longer pipelines in CISC do vastly increase complexity but Intel has the resources to fix some of those problems. Not all, as recent news shows.
Biting the hand that feeds IT
