Reply to post:

Hopping the flash stepping stones to DIMM future

Dave Pickles

So the NV storage gets mapped directly into the processor's address space, and DRAM becomes another layer of cache. Neat, although we'll eventually need 128-bit addressing on the CPU to keep up with the storage.

POST COMMENT House rules

Not a member of The Register? Create a new account here.

  • Enter your comment

  • Add an icon

Anonymous cowards cannot choose their icon

SUBSCRIBE TO OUR WEEKLY TECH NEWSLETTER

Biting the hand that feeds IT © 1998–2020