Just not at the same time, in fact you get a maximum of 32 threads at one time, the rest are all stalled, or not in use, and in between you still have the too small cache trying to service all those parked threads as the core jumps from one to the other. And to make it to a two-way they had to chop memory controllers off the chip? Ouch - memory latency was already bad, so now you have even worse memory performance than a single chip, and you're still trying to cram, store and retrieve all the data for all those stalled threads. I'm sure T2+ is just great at what it does best, it's just that's not what 99% of business apps do (that's even if you can find the app that's been recompiled to run on Slowaris 10 on Niagara). And the green-savings argument/fallacy would be a lot more compelling if the T2/T2+ didn't cost so much more you could buy a dozen Xeon blades and run them on the difference! In the meantime, Rock is just mroe vapourware to try and hide the age of UltraSPARC. Yes, the SPARC64 boxen are filling the gap, but then Sun doesn't have anything else for the job so they'd better pray Fujitsu can go on making a better SPARC chip than Sun can. They're only other hope is Intel's Xeon - oh how the bigheaded have fallen!
- Crawling from the Wreckage Want a more fuel efficient car? Then redesign it – here's how
- TV Review Doctor Who's Flatline: Cool monsters, yes, but utterly limp subplots
- Downrange Are you a gun owner? Let us in OR ELSE, say Blighty's top cops
- Facebook slurps 'paste sites' for STOLEN passwords, sprinkles on hash and salt
- Human spaceships dodge ALIEN BODY skimming Mars