More memory responding faster in a smaller footprint: that's what chip vendors are hoping to achieve with the announcement of the HMC 1.0 specification. The standard, available here, sets down the specs for memory chip stacking using through-silicon vias (TSVs). In other words: individual memory dies, stacked vertically on top …
Had to be coming sooner or later.
At present the thinnest "wire" in a chip is about 140 atoms across. Sometime within the next 10-20 years that wire will become 1 atom across, at which point all efforts to increase density by "shrinking the layout" end.
Current wafers are about 30-50x thicker than the actual active layer of the chip so there is still a lot of room to pack more data.
Handling the heat, data connections and alignment are other matters.
This is OK but not a big deal
If for some reason you need increased RAM density this might be fine but otherwise it's a solution for a problem that doesn't really exist for most consumers.
- +Analysis Microsoft: We're making ONE TRUE WINDOWS to rule us all
- Climate: 'An excuse for tax hikes', scientists 'don't know what they're talking about'
- Analysis Nadella: Apps must run on ALL WINDOWS – PCs, slabs and mobes
- Apple: We'll unleash OS X Yosemite beta on the MASSES July 24
- Yorkshire cops fail to grasp principle behind BT Fon Wi-Fi network