A looming NAND flash memory bottleneck will be pre-empted by a tenfold increase in data rate due to a new industry standard being promoted by Samsung and Toshiba. NAND chips in use today generally use a 40Mbit/s single data rate (SDR) interface. There is a toggle double data rate (DDR) 1.0 specification which provides 133Mbit/s …
I must be missing something here.
How does faster NAND help? The barrier to NAND is twofold: write limits and $/GB. I fail to see how even the fastest NAND imaginable helps anyone (including the manufacturers) unless the other two issues can be overcome.
- iPad is an iFAD: Now we know why Apple went running to IBM
- Updated HIDDEN packet sniffer spy tech in MILLIONS of iPhones, iPads – expert
- Apple orders huge MOUNTAIN of 80 MILLION 'Air' iPhone 6s
- PROOF the Apple iPhone 6 rumor mill hype-gasm has reached its logical conclusion
- Black Hat anti-Tor talk smashed by lawyers' wrecking ball